



# COMPUTER ARCHITECTURE

Synchronization

- **Introduction.**
- Hardware support.
- Locks.
- Barriers

- Communication performed through shared memory.
  - ▣ It is necessary to **synchronize** access to shared variables.
  
- **Alternatives:**
  - ▣ 1-1 Communication.
  - ▣ Collective communication.

- Ensure that a **read** (receive) happens after **write** (send).
- In case of reuse (loops):
  - ▣ Ensure that **write** (send) happens after to prior **read** (send).
- **Mutual exclusion** needed:
  - ▣ Only one of the processes accesses variable at the same time.
- **Critical section**:
  - ▣ Sequence of instructions accessing to one or more variables with **mutual exclusion**.

- Needs coordination of multiple accesses to a variable.
  - ▣ Writes without interference.
  - ▣ Reads must wait for data to be available.
  
- **Guarantees needed:**
  - ▣ Accesses to variables in mutual exclusion.
  - ▣ Result is not read until all have executed their critical section.

```
for (i=iproc; i<n;i=i+nproc) {  
    result = result + v[i];  
}
```

```
double partial = 0;  
for (i=iproc; i<n;i=i+nproc) {  
    partial = partial + v[i];  
}  
result = result + partial;
```

- Introduction
- **Hardware support.**
- Locks.
- Barriers

- Need to fix a global order of operations.
  - ▣ Consistency model could be insufficient and complex.
  - ▣ Usually complemented with read-modify-write operations.
  
- ▣ Example in IA-32:
  - Instructions with LOCK prefix.
  - Access to bus in exclusive mode if position is not in cache.



- Test and set:
  - ▣ Atomic sequence.
    - Read memory location in register (returned as result).
    - Write value 1 in memory location.
  - ▣ IBM 370, Sparc V9

## □ Swap:

### ▣ Atomic sequence:

- Exchanges contents of a memory location and a register.
- Includes a memory read and a memory write.

### ▣ More general than test-and-set.

### ▣ Instruction IA-32:

- XCHG reg, mem

### ▣ Sparc V9, IA-32, Itanium

- Fetch-and-op:
  - ▣ Several operations: fetch-add, fetch-or, fetch-inc, ...
  - ▣ Atomic sequence:
    - Read memory position in register (return that value).
    - Write in memory location the result of applying operation to original value.
  - ▣ Example IA-32:
    - LOCK XADD reg, mem
  - ▣ IBM RP3, Origin 2000, IA-32, Itanium

- Compare-and-swap:
  - ▣ Operation on two local variables (registers a and b) and a memory location (variable x).
  - ▣ Atomic sequence:
    - Read value from x.
    - If x equals to register a  $\rightarrow$  swap x and register b.
  - ▣ Example IA-32:
    - LOCK CMPXCHG mem, reg
    - Uses implicitly additional register eax.
  - ▣ IBM 370, Sparc V9, IA-32, Itanium

- LL/SC (Load Linked/Store Conditional):
  - ▣ If the content of a read variable through LL is modified before a SC, store is not performed.
  - ▣ If between LL and SC a context switch happens, SC is not performed.
  - ▣ SC returns success/failure code.
  
- ▣ Example Power-PC:
  - LWARX
  - STWCX
  
- ▣ Origin 2000, Sparc V9, Power PC

- Introduction
- Hardware support.
- **Locks.**
- Barriers

- Mechanism to ensure mutual exclusion.
- Two synchronization functions:
  - ▣ **Lock(k)**
    - Acquires the lock.
    - If several try to acquire the lock,  $n-1$  of them transition to waiting state.
    - If more processes arrive, they transition to waiting state.
  - ▣ **Unlock(k)**
    - Release the lock.
    - Allow to one of the waiting processes to acquire the lock.

## □ Two Alternatives.

### ▣ Busy waiting:

- Process waits in a loop that constantly queries wait control variable value.
- **Spin-lock.**

### ▣ Blocking:

- Process suspends and gives processor to another process.
- If a process executes un-lock and there are blocked processes, one of them is released.
- Requires scheduler support.

**Alternative selection  
is cost dependent**



- **Acquisition method:**
  - ▣ Used to try to lock acquisition.
  
- **Waiting method:**
  - ▣ Mechanism to wait until lock can be acquired.
  
- **Release mechanism:**
  - ▣ Mechanisms to release one or more waiting processes.

- Shared variable **k** with two values:
  - ▣  $0 \rightarrow$  open.
  - ▣  $1 \rightarrow$  closed.
  
- **Lock(k)**
  - ▣ If  $k=1 \rightarrow$  Busy wait while  $k=1$
  - ▣ If  $k=0 \rightarrow k=1$
  - ▣ Do not allow 2 processes to acquire lock simultaneously.
    - Use read-modify-write close.

## Test and set

```
Lock(k) {  
    while (k.test_and_set()) {}  
}
```

## Fetch and op

```
Lock(k) {  
    while (k.fetch_and_or(1) == 1) {}  
}
```

## Swap IA-32

```
Lock:    MOV    eax, 1  
Repetir: XCHG   eax, k  
         CMP    eax, 1  
         jz     Repetir
```

## Goal: Minimize memory writes

### Test and set

```
Lock(k) {  
  while (k.test_and_set()) {  
    while (k==1) {}  
  }  
}
```

If it is very likely that  
lock is open

### Test and set

```
Lock(k) {  
  do {  
    while (k==1) {}  
  } while (k.test_and_set() );  
}
```

If it is very likely that  
lock is closed

- Goal:
  - ▣ Memory access reduction.
  - ▣ Limit power consumption.

```
Lock(k) {  
    while (k.test_and_set()) {  
        pause(delay);  
        delay *=2;  
    }  
}
```

- Performance can be improved if same variable used to synchronized and communicate.
- ▣ Avoid using shared variables only for synchronization.

```
double partial = 0;  
for (i=iproc; i<n;i=i+nproc) {  
    partial = partial + v[i];  
}  
result.fech_add(partial);
```

## □ Problem:

- ▣ Simple implementations do not fix acquisition order of a lock.
- ▣ Starvation could be possible.

## □ Solution:

- ▣ Make that lock is acquired by request age (oldest acquires first).
- ▣ Guarantees a FIFO ordering.

## □ Two counters:

- ▣ **Acquisition counter**: Number of processes that requested the lock.
- ▣ **Release counter**: Number of times that a lock has been released.

## □ Lock

- ▣ Tag → Acquisition counter value.
- ▣ Increment acquisition counter.
- ▣ Process stays waiting until release counter equals to tag.

## □ Unlock

- ▣ Increment release counter.



- Keep a queue with processes waiting to enter into a critical section.
- **Lock**
  - ▣ Check if queue is empty.
  - ▣ If a process joins a queue make busy waiting in a variable.
    - Each process busy waits in a different variable.
- **Unlock**
  - ▣ Remove process from queue.
  - ▣ Modify wait variable from process.

- Introduction
- Hardware support.
- Locks.
- Barriers

- Allow to synchronize several processes in some point.
- Guarantees that no process passes the barrier until all of them have arrived.
- Used to synchronized program phases.


- Centralized counter associated to the barrier.
  - ▣ Counts the number of processes that have arrived the barrier.
  
- Barrier function:
  - ▣ Increment counter.
  - ▣ Wait until counter reaches the number of processes to be synchronized.

```
Barrier(barrier, n) {  
    lock(barrier.lock);  
    if (barrier.counter == 0) {  
        barrier.flag=0;  
    }  
    local_counter = barrier.counter++;  
    unlock(barrier.lock);  
    if (local_counter == NP) {  
        barrier.counter=0;  
        barrier.flag=1;  
    }  
    else {  
        while (barrier.flag==0) {}  
    }  
}
```

**Problem if barrier  
reused in loop.**

```
Barrier(barrier, n) {  
    local_flag = !local_flag;  
    lock(barrier.lock);  
    local_counter = barrier.counter++;  
    unlock(barrier.lock);  
    if (local_counter == NP) {  
        barrier.counter=0;  
        barrier.flag=local_flag;  
    }  
    else {  
        while (barrier.flag==local_flag) {}  
    }  
}
```

- A simple implementation of barriers is not scalable.
  - ▣ Contention in access to shared variables.
- Tree structure for arrival and release processes.
  - ▣ Specially used in distributed networks.



- Synchronization necessary for access to shared variables.
  - ▣ Alternatives for 1-1 and collective communication.
- Hardware support needed to fix global order of operations.
  - ▣ Variety of approaches in different processor families.
- Locks as a higher level synchronization mechanism.
  - ▣ Waiting mechanisms: busy waiting and blocking.
  - ▣ Mechanisms for acquisition, waiting, and release.
- Program phases can be synchronized with barriers.