

Introducción a la Tecnología Xilinx a través de la Práctica 1

Parte 1: Introducción

Eduardo Boemo
Universidad Autónoma de Madrid

eduardo.boemo@uam.es

1

¿Cuál de todos es el chip del Lab 2021?

• XC7Z010CLG400-1C


- XC = Xilinx Commercial
- 7Z = Familia Zynq
- 010 = "Tamaño" (cantidad de diversos bloques internos). También se usa:
 - "capacidad" (no la de los pF)
 - "puertas equivalente"
- CLG400 = encapsulado y número de "patas"
- -1 = "Velocidad"
- C = "Comercial"



3

Nomenclatura Xilinx

Zynq®-7000 Family Device Ordering Information




4

Zynq®-7000 SoC Family

		Cost-Optimized Devices						Mid-Range Devices				
		Z-7007S	Z-7012S	Z-7014S	Z-7010	Z-7015	Z-7020	Z-7030	Z-7035	Z-7045	Z-7100	
		Part Number	XC7Z007S	XC7Z012S	XC7Z014S	XC7Z010	XC7Z015	XC7Z020	XC7Z030	XC7Z035	XC7Z045	XC7Z100
Processing System (PS)	Processor Core	Single-Core ARM® Cortex™-A9 MPCore™ Up to 766MHz				Dual-Core ARM Cortex-A9 MPCore Up to 866MHz			Dual-Core ARM Cortex-A9 MPCore Up to 1GHz ⁽¹⁾			
	Processor Extensions	NEON™ SIMD Engine and Single/Double Precision Floating Point Unit per processor										
	L1 Cache	32KB Instruction, 32KB Data per processor										
	L2 Cache	512KB										
	On-Chip Memory	256KB										
	External Memory Support ⁽²⁾	DDR3, DDR3L, DDR2, LPDDR2										
	External Static Memory Support ⁽²⁾	2x Quad-SPI, NAND, NOR										
	DMA Channels	8 (4 dedicated to PL)										
	Peripherals	2x UART, 2x CAN 2.0B, 2x I2C, 2x SPI, 4x 32b GPIO										
	Peripherals w/ built-in DMA ⁽²⁾	2x USB 2.0 (OTG), 2x Tri-mode Gigabit Ethernet, 2x SD/SPIO										
	Security ⁽³⁾	RSA Authentication of First Stage Boot Loader, AES and SHA 256b Decryption and Authentication for Secure Boot										
	Programmable Logic (PL)	Processing System to Programmable Logic Interface Ports (Primary Interfaces & Interrupts Only)	2x AXI 32b Master, 2x AXI 32b Slave 4x AXI 64b/32b Memory AXI 64b ACP 16 interrupts									
7 Series PL Equivalent		Artix®-7	Artix-7	Artix-7	Artix-7	Artix-7	Artix-7	Kintex®-7	Kintex-7	Kintex-7	Kintex-7	
Logic Cells		23K	55K	65K	28K	74K	85K	125K	275K	350K	444K	
Look-Up Tables (LUTs)		14,400	34,400	40,600	17,600	46,200	53,200	78,600	171,900	218,600	277,400	
Flip-Flops		28,800	68,800	81,200	35,200	92,400	106,400	157,200	343,800	437,200	554,800	
Total Block RAM (# 36kb Blocks)		1.8Mb (50)	2.5Mb (72)	3.8Mb (107)	2.1Mb (60)	3.3Mb (95)	4.9Mb (140)	9.3Mb (265)	17.6Mb (500)	19.2Mb (545)	26.5Mb (755)	
DSP Slices		66	120	170	80	160	220	400	900	900	2,020	
PCI Express®		—	Gen2 x4	—	—	Gen2 x4	—	Gen2 x4	Gen2 x8	Gen2 x8	Gen2 x8	
Analog Mixed Signal (AMS) / XADC ⁽⁷⁾		2x 12 bit, MSPS ADCs with up to 17 Differential Inputs										
Security ⁽³⁾		AES & SHA 256b Decryption & Authentication for Secure Programmable Logic Config										
Speed Grades		Commercial	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1
		Extended	-2	-2	-2	-2, -3	-2, -3	-2, -3	-2, -3	-2	-2	-2
	Industrial	-1, -2	-1, -2	-1, -2	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	

5

TYPE	DESCRIPTION
	XC7Z010-1CLG400C (Lab UAM)

6[illegible]

Zynq®-7000 Family Device Migration Table


- Ejemplo:
- Un diseño procesa 16 bits de entrada y saca 16 de salida.
- PCB fabricado y de pronto se requiere más procesamiento.
- ¿Qué hacer?

FT256 package

5X
Density
Range

● VCC & GND ○ User I/O

- ← Figura: ejemplo Spartan 3



Introducción a la Tecnología Xilinx a través de la Práctica 1


Parte 2: La Práctica 1

Eduardo Boemo
Universidad Autónoma de Madrid

eduardo.boemo@uam.es

11


Primer diseño FPGA



- ¿Vcc?
- ¿SW?
- ¿G15, P15, M14...?
- ¿LD?

12

Tarjeta de desarrollo EPS 2021



Tarjeta de desarrollo:


- Bajo coste.
- Prototipo para facilitar pruebas
- Diseños de referencia
- Incluye planos.
- Digilent: originariamente orientada al mercado universitario

13

XDC = Xilinx Design Constraints (file)

D:\ISE\2021_DIE_P1\2021_DIE_P1.srcs\constrs_1\imports\IP1_EIBlab1.xdc

```
1: # ZYBO Pin Assignments
2: #####
3: # On-board Slide Switches #
4: #####
5: set_property PACKAGE_PIN G15 [get_ports swt[0]]
6: set_property IOSTANDARD LVCMOS33 [get_ports swt[0]]
7: set_property PACKAGE_PIN P15 [get_ports swt[1]]
8: set_property IOSTANDARD LVCMOS33 [get_ports swt[1]]
9: set_property PACKAGE_PIN W13 [get_ports swt[2]]
10: set_property IOSTANDARD LVCMOS33 [get_ports swt[2]]
11: set_property PACKAGE_PIN T16 [get_ports swt[3]]
12: set_property IOSTANDARD LVCMOS33 [get_ports swt[3]]
13:
14: #####
15: # On-board led #
16: #####
17: set_property PACKAGE_PIN M14 [get_ports led[0]]
18: set_property IOSTANDARD LVCMOS33 [get_ports led[0]]
19: set_property PACKAGE_PIN M15 [get_ports led[1]]
20: set_property IOSTANDARD LVCMOS33 [get_ports led[1]]
21: set_property PACKAGE_PIN G14 [get_ports led[2]]
22: set_property IOSTANDARD LVCMOS33 [get_ports led[2]]
23: set_property PACKAGE_PIN D18 [get_ports led[3]]
24: set_property IOSTANDARD LVCMOS33 [get_ports led[3]]
25:
```




15

XDC = Xilinx Design Constraints (file)



16



Introducción a la Tecnología Xilinx a través de la Práctica 1


Parte 3: EDA Tools

Eduardo Boemo
Universidad Autónoma de Madrid

eduardo.boemo@uam.es

17

Masked-ASICs & FPGA Design Flows



FPGA ≠ Masked-ASIC

FPGAs = *platform chips*.

Es decir, chips donde están prediseñados muchos bloques tales como:

- VCC y GND (core y pines)
- Árbol de reloj.
- Memorias.
- Drivers.

22

Xilinx Vivado

https://reference.digilentinc.com/vivado/getting_started/start


The Navigator is broken into seven sections:

- **Project Manager**
 - Allows for quick access to project settings, adding sources, language templates, and the IP catalog
- **IP Integrator**
 - Tools for creating Block Designs
- **Simulation**
 - Allows a developer to verify the output of their design prior to programming their device
- **RTL Analysis**
 - Lets the developer see how the tools are interpreting their code
- **Synthesis**
 - Gives access to Synthesis settings and post-synthesis reports
- **Implementation**
 - Gives access to Implementation settings and post-implementation reports
- **Program and Debug**
 - Access to settings for bitstream generation and the Hardware Manager



23

Síntesis: un texto VHDL (Verilog) → Primitivas HW (transistores, puertas, LUTs, etc).




Pasos de la Síntesis

Fuente: <https://forums.xilinx.com/t5/Synthesis/what-exactly-is-elaborating-a-design/td-p/682043>

- **Elaboration:** “Reading in your RTL file (which is text) and recognizing bits of code that represent real hardware structures. Once recognized, these are converted (in Vivado synthesis case) into "generic technology cells" - abstract things like registers, adders, comparators, multiplexers, arbitrarily wide gates, etc...”
- **Apply constraints to the design:** “This step is necessary since the next steps (high and low level optimizations) are timing driven, and hence need constraints. But, constraints cannot be applied to your RTL (which is text) - they need to be applied to a netlist. So elaboration creates the netlist of generic technology cells.”
- Do high level optimizations of the design.

Pasos de la síntesis

1. Load technology library into database
2. Analyze design
 - Load HDL models into database, check for synthesizable models
3. Elaborate design
 - Technology-independent circuit (random & structured logic)
4. Specify design constraints (timing, area)
5. Compile/optimize design
 - Optimize for the loaded technology library
 - Repeat as necessary to meet constraints
6. Generate technology-specific netlist(s)
7. Generate simulation timing data (SDF file)
8. Generate reports (cells, area, timing)



Source: <http://www.eng.auburn.edu/~nelson/>

Opciones de síntesis

Synth Design (vivado)		
tcl.pre		
tcl.post		
-flatten_hierarchy	rebuilt	
-gated_clock_conversion	off	
-bufg	12	
-directive	Default	
-retiming		<input type="checkbox"/>
-fsm_extraction	auto	
-keep_equivalent_registers		<input type="checkbox"/>
-resource_sharing	auto	
-control_set_opt_threshold	auto	
-no_lc		<input type="checkbox"/>
-no_srlextract		<input type="checkbox"/>
-shreg_min_size	3	
-max_bram	-1	
-max_uram	-1	
-max_dsp	-1	
-max_bram_cascade_height	-1	
-max_uram_cascade_height	-1	
-cascade_dsp	auto	
-assert		<input type="checkbox"/>
More Options		



Ejemplo de flujo de diseño sobre una FPGA educativa (pizarra)

```
library ieee;
use ieee.std_logic_1164.all;

entity lab1 is
    port (
        swt : in std_logic_vector (3 downto 0);
        led : out std_logic_vector (3 downto 0)
    );
end lab1;


architecture rtl of lab1 is
    signal ledSig : std_logic_vector (3 downto 0);
begin

    ledSig(0) <= not swt(0);
    ledSig(1) <= swt(1) and not swt(2);
    ledSig(2) <= (swt(1) and not swt(2)) or (swt(2) and swt(3));
    ledSig(3) <= swt(2) and swt(3);

    led <= ledSig;

end architecture;
```

28



Introducción a la Tecnología Xilinx a través de la Práctica 1


Parte 4: CLB e IOB Zynq

Eduardo Boemo
Universidad Autónoma de Madrid

eduardo.boemo@uam.es


29

PL (program. logic = FPGA) Zynq: Componentes básicos



30

Zynq Configurable Logic Block (CLB)



- Estructura repetitiva y jerárquica.
- Similar a Virtex 7 (y a V6)
- LUTs de 6 entradas (MUX de 64 entradas)

LUT → LE=LOGIC ELEMENT (LUT + FF) → SLICE (Conjunto de LEs) → CLB (Conjunto de Slices)

31

