


TEMA 5 (EJERCICIOS)

EJERCICIO 1

4 PERIFÉRICOS 8bits (4 REGISTROS)

0x9C00.0000 → EMC-CS3

Modo 32 bits (MW=00) → 4 BANCOS




0x9C00.0000

	4N	4N+1	4N+2	4N+3
4	REG0	REG0		
8	REG1	REG1		
	REG2	REG2		
C	REG3	REG3		

— PERIF. 1
— PERIF. 2
— PERIF. 3
— PERIF. 4

LITTLE-ENDIAN (Reset) !




Modo 16 bits (MW=01) 2 BANCOS

LITTLE-ENDIAN (Reset)


0x9C00.0000

	2N	2N+1
2	REG0	REG0
4	REG1	REG1
6	REG2	REG2
8	REG3	REG3
A		
C		
E		



EJERCICIO 1 (Continuación)

MOD0 8 bits (HW=00) reset



Ojo! No intervienen las líneas de selección de bancos (EMC-BLS_n)

EJERCICIO 2

ROM — 1Mbyte ($4 \times 256K \times 8$)



RAM — 128Kbytes ($4 \times 32K \times 8$)

Modo 32bits (4 bancos)

DIRECCIONES	
0×8000.0000 $0 \times 800F.FFFF$	ROM (1Mbyte)
0×8010.0000 $0 \times 8011.FFFF$	RAM (128Kbytes)


$$\overline{CS}_{ROM} = A_{20} + \overline{EMC_CS\emptyset}$$

$$\overline{CS}_{RAM} = A_{20} + A_{19} + A_{18} + A_{17} + \overline{EMC_CS\emptyset}$$



* Sólo se activan BLS_n en escritura !!

ojo! ($PB^* = 0$)



($PB = 1$)!




EJERCICIO 3

LPC1788 → BIG ENDIAN!
Dispositivos de 8 bits


Caso 2


- 16 MB de SRAM con accesos en tamaño 8, 16 y 32 bits.
- 8 MB " " " " " " " 32 bits.
- 256KB periféricos " " " " " 8 bits.

EMC-CS0 → 0x9000.0000 → SRAM → Ancho de bus 32 bits → STATICCONFIG1 (HW=0)
EMC-CS0 → 0x8000.0000 → PERIF. → " " " 8 bits → STATICCONFIG0 (HW=0)




DIRECCIONES	
0x9000.0000 0x90FF.FFFF	RAM1 4 x (4Mx8)
0x9100.0000 0x917F.FFFF	RAM2 4 x (2Mx8)





002aag214

Fig 16. External static memory read/write access (PB = 0)



002aag215

Fig 17. External static memory read/write access (PB = 1)

Table 134. Static Memory Configuration registers (STATICCONFIG[0:3], address 0x2009 C200 (STATICCONFIG0), 0x2009 C220 (STATICCONFIG1), 0x2009 C240 (STATICCONFIG2), 0x2009 C260 (STATICCONFIG3)) bit description

Bit	Symbol	Value	Description	Reset Value
1:0	MW		Memory width.	0
		0x0	8 bit (POR reset value).	
		0x1	16 bit.	
		0x2	32 bit.	
		0x3	Reserved.	
2	-		Reserved. Read value is undefined, only zero should be written.	NA
3	PM		Page mode. In page mode the EMC can burst up to four external accesses. Therefore devices with asynchronous page mode burst four or higher devices are supported. Asynchronous page mode burst two devices are not supported and must be accessed normally.	0
		0	Disabled (POR reset value).	
		1	Asynchronous page mode enabled (page length four).	
5:4	-		Reserved. Read value is undefined, only zero should be written.	NA
6	PC		Chip select polarity. The value of the chip select polarity on power-on reset is 0.	0
		0	Active LOW chip select.	
		1	Active HIGH chip select.	
7	PB		Byte lane state. The byte lane state bit, PB, enables different types of memory to be connected. For byte-wide static memories the BLS3:0 signal from the EMC is usually connected to WE (write enable). In this case for reads all the BLS3:0 bits must be HIGH. This means that the byte lane state (PB) bit must be LOW. 16 bit wide static memory devices usually have the BLS3:0 signals connected to the UBn and LBn (upper byte and lower byte) signals in the static memory. In this case a write to a particular byte must assert the appropriate UBn or LBn signal LOW. For reads, all the UB and LB signals must be asserted LOW so that the bus is driven. In this case the byte lane state (PB) bit must be HIGH.	0
		0	For reads all the bits in BLS3:0 are HIGH. For writes the respective active bits in BLS3:0 are LOW (POR reset value).	
		1	For reads the respective active bits in BLS3:0 are LOW. For writes the respective active bits in BLS3:0 are LOW.	