


|                                                                                   |                                                                                                           |                                                                |                  |                  |
|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|------------------|------------------|
|  | <b>UNIVERSIDAD DE ALCALÁ</b><br><b>ESCUELA POLITÉCNICA SUPERIOR</b><br><b>DEPARTAMENTO DE ELECTRÓNICA</b> | <b>GRADO EN INGENIERÍA ELECTRÓNICA Y AUTOMÁTICA INDUSTRIAL</b> |                  |                  |
| <b>ASIGNATURA</b>                                                                 | <b>SISTEMAS ELECTRÓNICOS DIGITALES</b>                                                                    |                                                                | <b>CURSO</b>     | <b>2014-2015</b> |
| <b>APELLIDOS, NOMBRE</b>                                                          | <b>SOLUCIÓN</b>                                                                                           |                                                                | <b>DNI/GRUPO</b> |                  |

**ENTREGABLE TEMA 4**  
**Memorias SDRAM, DUAL-PORT**


- a) A partir del esquema del sistema de memoria de la tarjeta MYD-LPC1788 (ver hoja final):
- Indique la capacidad y organización de la memoria SDRAM, así como el rango de direccionamiento dentro del mapa.  
 $K4S561632D \rightarrow 4M \times 16\text{bit} \times 4 \text{ bancos} \rightarrow 256 \text{ Mb} \rightarrow 32 \text{ Mbytes}$   
 $EMC\_DYCS0 \rightarrow 0xA000.0000 - 0xA1FF.FFFF$
  - Proponga la solución para sustituir la SDRAM de 16 bits a partir del chip MT48LC4M32B2. Dibuje el nuevo diagrama de interconexión con el EMC del LPC1788 de forma simplificada (utilice buses para direcciones y datos) ignorando todas las señales de alimentación.



$MT48LC4M32B2 \rightarrow 1M \times 32 \times 4 \text{ bancos} \rightarrow 16 \text{ Mbytes}$

- b) Se desea añadir 128Kbytes de memoria Dual-Port a partir del chip CY70xxAV con objeto de poder compartir esta memoria con un segundo LPC1788 en modo 32bits. Dibuje de forma simplificada el diagrama de interconexión de la memoria Dual-Port (lado L) resultante con el EMC del LPC1788 base de la tarjeta. Considere que la arbitración se realiza por interrupción utilizando el lado L la última dirección de memoria impar. Explique brevemente su funcionamiento a partir de la solución adoptada.

CY7C007  $\rightarrow$  32Kx8 (4 chips)




DIR. arbitraci3n CPU<sub>L</sub>  $\begin{cases} 0x9001.FFFF & (\text{3ltima chip 4}) \\ 0x9001.FFFB & (\text{per3ltima chip 4}) \end{cases}$

CPU<sub>L</sub> escreve em 0x9001.FFFF  $\rightarrow \overline{EINT0} = 0$  (CPU<sub>R</sub>)  $\rightarrow$  Active int. externa

CPU<sub>R</sub> lee cu 0x9004.FFFF  $\rightarrow \overline{EINT0} = 1$  (CPU<sub>R</sub>)  $\rightarrow$  "Desactiva" "

CPU<sub>R</sub> escribe en  $\emptyset \times 9004.FFFB \rightarrow \overline{EINT\emptyset} = \emptyset$  (CPU<sub>L</sub>)  $\rightarrow$  Activa int. externa

CPU<sub>L</sub> lée en 0x9004.FFFB →  $\overline{EINT0} = 1$  (CPU<sub>L</sub>) → Desact. " "



**4M x 16Bit x 4 Banks Synchronous DRAM****FEATURES**


- JEDEC standard 3.3V power supply
- LVTTTL compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K Cycle)

**GENERAL DESCRIPTION**

The K4S561632D is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

**ORDERING INFORMATION**

| Part No.          | Max Freq.    | Interface | Package           |
|-------------------|--------------|-----------|-------------------|
| K4S561632D-TC/L60 | 166MHz(CL=3) | LVTTTL    | 54pin<br>TSOP(II) |
| K4S561632D-TC/L7C | 133MHz(CL=2) |           |                   |
| K4S561632D-TC/L75 | 133MHz(CL=3) |           |                   |
| K4S561632D-TC/L1H | 100MHz(CL=2) |           |                   |
| K4S561632D-TC/L1L | 100MHz(CL=3) |           |                   |

**FUNCTIONAL BLOCK DIAGRAM**

\* Samsung Electronics reserves the right to change products or specification without notice.



## SDR SDRAM

### MT48LC4M32B2 – 1 Meg x 32 x 4 Banks

#### Features

- PC100-compliant
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge and auto refresh modes
- Self refresh mode (not available on AT devices)
- Auto refresh
  - 64ms, 4096-cycle refresh (commercial and industrial)
  - 16ms, 4096-cycle refresh (automotive)
- LVTTL-compatible inputs and outputs
- Single 3.3V  $\pm 0.3$ V power supply
- Supports CAS latency (CL) of 1, 2, and 3

#### Options

- Configuration
  - 4 Meg x 32 (1 Meg x 32 x 4 banks)
- Package – OCPL<sup>1</sup>
  - 86-pin TSOP II (400 mil)
  - 86-pin TSOP II (400 mil) Pb-free
  - 90-ball VFBGA (8mm x 13mm)
  - 90-ball VFBGA (8mm x 13mm) Pb-free
- Timing (cycle time)
  - 6ns (166 MHz)
  - 6ns (166 MHz)
  - 7ns (143 MHz)
- Revision
- Operating temperature range
  - Commercial (0°C to +70°C)
  - Industrial (–40°C to +85°C)
  - Automotive (–40°C to +105°C)

#### Marking

4M32B2  
TG  
P  
F5  
B5  
-6A<sup>2</sup>  
-6<sup>3</sup>  
-7<sup>3</sup>  
:G/:L  
None  
IT  
AT<sup>4</sup>


- Notes: 1. Off-center parting line.  
2. Available only on Revision L.  
3. Available only on Revision G.  
4. Contact Micron for availability.

Table 1: Key Timing Parameters

CL = CAS (READ) latency


| Speed Grade | Clock Frequency (MHz) | Target <sup>t</sup> RCD- <sup>t</sup> RP-CL | <sup>t</sup> RCD (ns) | <sup>t</sup> RP (ns) | CL (ns) |
|-------------|-----------------------|---------------------------------------------|-----------------------|----------------------|---------|
| -6A         | 167                   | 3-3-3                                       | 18                    | 18                   | 18      |
| -6          | 167                   | 3-3-3                                       | 18                    | 18                   | 18      |
| -7          | 143                   | 3-3-3                                       | 20                    | 20                   | 21      |

## 4.3. EMC: SDRAM connection example



Keil MCB1800 Board

## 4.3. LPC178x: SDRAM signals of EMC



| Chip select pin | Address range             | Memory type | Size of range |
|-----------------|---------------------------|-------------|---------------|
| EMC_DYCS0       | 0xA000 0000 - 0xAFFF FFFF | Dynamic     | 256 MB        |
| EMC_DYCS1       | 0xB000 0000 - 0xBFFF FFFF | Dynamic     | 256 MB        |
| EMC_DYCS2       | 0xC000 0000 - 0xCFFF FFFF | Dynamic     | 256 MB        |
| EMC_DYCS3       | 0xD000 0000 - 0xDFFF FFFF | Dynamic     | 256 MB        |