




# Electrónica y Tecnología de Computadores

## TEMA 3 Electricidad y electromagnetismo

### Semiconductores




# Introducción




- En este apartado se presentan los semiconductores, materiales no óhmicos, que forman la base de la fabricación de puertas lógicas.
- Contenidos:
  - Materiales de tipo N y de tipo P
  - Uniones NP, barrera potencial (zona de deplexión)
  - Diodos en su modelo ideal y simplificado lineal
  - Transistores bipolares NPN y PNP
  - Transistores de efecto de campo (FET) canal N y canal P
- Este tema está fuertemente apoyado por los videos recomendados

# Materiales de tipo N y de tipo P



Electrón libre

Tipo N  
(dopaje fósforo)



Hueco


Tipo P  
(dopaje Boro)

# Uniones NP (o PN)




- Zona de P
- Zona de deplexión
- Zona de N


## UNIÓN PN



- Barrera de voltaje o zona de deplexión
- Transmite en polarización directa
  - Corta en polarización inversa
  - Tiene zona de ruptura (avalancha)





# El diodo: Unión NP



## Modelo Real

Polarización directa,  $V_0 = 0,6..0,7$  para silicio



## Modelo Ideal



Conduce en directa con  $R=0$ , No conduce en inversa

# El diodo: Unión NP (Modelo simplificado)



## Modelo simplificado lineal (sin avalancha)



Conduce en directa con  $R=0$  a partir de la tensión de la barrera de voltaje, No conduce en inversa




# El diodo




Polarización inversa




Polarización directa










# modelo ideal






# modelo ideal







# modelo aproximado



# modelo aproximado




# modelo aproximado



fuelle en inversa + modelo ideal


# modelo aproximado




fuentes en inversa + modelo ideal



# modelo aproximado



fuentes en inversa + modelo ideal



1° Sustituimos el Diodo  
por su modelo:  
(ideal)





establecemos las intensidades  
(Kirchhoff)




1° Sustituimos el Diodo  
por su modelo:  
(aproximado)



establecemos las intensidades  
(Kirchhoff)





(1)  $V_o = R_o \cdot I_o = 1000 \cdot I_o$

(2)  $I_o = I_1 + I_D$

(3)  $V_i = V_D + V_o$

# Caso 1 (modelo aproximado)


Supongamos que el diodo conduce (establecemos así  $i$ )

Entonces:  $V_D = 0,7V = V_\gamma$

$$V_o = V_i - 0,7$$


$$I_1 = \frac{V_D}{R_1} = \frac{0,7}{1000} = 0,7 \cdot 10^{-3} A$$

$$I_o = \frac{V_o}{R_o} = \frac{V_i - 0,7}{1000}$$




## Caso 2 (modelo aproximado)

El diodo NO conduce.




Entonces:  $I_D = 0$



$$(2) I_o = I_1 + I_D = I_1$$

$$(3) V_i = V_D + V_o = R_1 \cdot I_1 + R_o \cdot I_o$$









1º Sustituimos el Diodo  
por su modelo:  
(aproximado)



establecemos las intensidades  
(Kirchhoff)










# Transistor BJT (Bipolar)




- NPN o PNP dependiendo de su configuración de uniones
  - Base
  - Colector
  - Emisor









$$\beta = \frac{I_C}{I_B}$$

$\beta$  es constante para el transistor (a igual temperatura)

$$I_E = I_C + I_B$$




# Transistor BJT (Bipolar)



# Transistor BJT (Bipolar)



**Pueden funcionar como:**  
**interruptores**                      **amplificadores**




$$\beta = \frac{I_C}{I_B}$$

$$I_E = I_C + I_B$$

1 - deja pasar, se convierte en un CLABLE  
0 - no deja pasar




## NPN Transistor Operation






# BJT : Regiones activa, corte y saturación




En corte: no deja pasar el agua "corriente" (corriente cero).




En Corte

En activa : deja pasar más agua "corriente" (corriente variable).





En activa

En saturación: deja pasar toda la agua "corriente" (corriente máxima).





En Saturación



# Puerta NOT con NPN





# Puerta NOT con NPN





# Puerta NOT con NPN





# Puerta NOT con NPN




# Puerta NOT con NPN




# Transistor FET (Efecto de campo)




Gate  
Source  
Drain




MOSFET Canal N




MOSFET Canal P



# Transistor FET (Efecto de campo)



(a)



(b)

Con ellos se construyen puertas




# CMOS



Técnica constructiva en la que se utilizan  
**PMOS** y **NMOS** para construir puertas

**NAND**


A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



NMOS


a

b




Y

1 cable  
0 x




**NAND**

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



NMOS



$$Y = \overline{a.b}$$



# $\overline{\text{CMOS}}$



PMOS

**NAND**

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0



$$Y = \overline{a} + \overline{b} = \overline{a \cdot b}$$

PMOS

+5V

A

B

NAND



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

a

b

Y

NMOS





para construir **CUALQUIER** puerta:

un bloque para salida = 1

un bloque para salida = 0

**solo 1 bloque se activa (NMOS o PMOS)**






de todas las salidas a **1** se encarga **PMOS**

de todas las salidas a **0** se encarga **NMOS**





**¿NOT?**  
A Y

0	1
1	0




# CMOS



PMOS

NOT

A	Y
0	1
1	0



# CMOS



## NOT


A	Y
0	1
1	0

$$Y = \bar{A}$$

Para salida 1

$$Y = \bar{A}$$

Para salida 0







# ¿AND?

A	B	Salida
0	0	0
0	1	0
1	0	0
1	1	1






# ¿AND?

A	B	Salida
0	0	0
0	1	0
1	0	0
1	1	1

PMOS




NOT

Y

Y

NMOS

PMOS



NOT

Y

Y

NAND + NOT = AND

NMOS



A close-up photograph of a man's face, focusing on his nose and mouth. He has a slight smile, showing his teeth. The background is a light-colored, textured wall. A semi-transparent orange rectangular box is overlaid on the lower half of the image, containing white text.


**and...  
¿directamente?**

# CMOS



PMOS


A	B	Salida
0	0	0
0	1	0
1	0	0
1	1	1






# NMOS

A	B	Salida
0	0	0
0	1	0
1	0	0
1	1	1



NMOS

A	B	Salida
0	0	0
0	1	0
1	0	0
1	1	1





# NOR

A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0





# NOR

A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0




De todas las salidas a **1** se encarga **PMOS**  
(para tener 1s, necesito 0s 🍀)


# PMOS

A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0

0 cable  
1 x (abierto)



# PMOS(NOR)



A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0

$$Y = \overline{A} \cdot \overline{B} = \overline{A + B}$$

# NOR


A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0



De todas las salidas a **0** se encarga **NMOS**  
(para tener 0s, necesito 1s 🍀)

# NMOS(NOR)


$$Y = \overline{A+B}$$



A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0



# NOR



A	B	Salida
0	0	1
0	1	0
1	0	0
1	1	0