



# Z80 CPU

## MICROPROCESSOR INSTANT REFERENCE CARD

Example of reading instruction set tables: ADC A...ADC A...entry says to see table; table shows opcode 8F. 4 states, and flag code 'A' which is defined under 'Flag Codes'. ADC HL,BC...2 byte opcode is ED,4A; flag code is H; takes 15 states. CALL C, address...opcode is DC followed by 2 byte address; flag code is Z; states are described by note 5.

### Instruction Set

Instruction	Opcode	Table	Address	Port	Flag	States
ADC A...	8F	TABLE A	A	LD	(IX+d),C	DD71d
ADC HL,DE	ED5A	TABLE A	H15	LD	(IX+d),D	DD72d
ADC HL,HL	ED5A	TABLE A	H15	LD	(IX+d),H	DD73d
ADC HL,SP	ED7A	TABLE A	H15	LD	(IX+d),L	DD74d
ADD A...	86	TABLE A	A	LD	(IX+d),A	DD75d
ADD HL,BC	09	G11	G11	LD	(Y+d),A	FD77d
ADD HL,DE	19	G11	G11	LD	(Y+d),B	FD70d
ADD HL,HL	29	G11	G11	LD	(Y+d),C	FD71d
ADD HL,SP	39	G11	G11	LD	(Y+d),D	FD72d
ADD IX,BC	DD09	G15	G15	LD	(Y+d),E	FD73d
ADD IX,DE	DD19	G15	G15	LD	(Y+d),H	FD74d
ADD IX,HL	DD29	G15	G15	LD	(Y+d),L	FD75d
ADD IX,SP	DD39	G15	G15	LD	(Y+d),n	FD36dn
ADD IY,BC	FD09	G15	G15	LD	(aa),A	32aa
ADD IY,DE	FD19	G15	G15	LD	(aa),BC	ED43aa
ADD IY,HL	FD29	G15	G15	LD	(aa),DE	ED53aa
ADD IY,SP	FD39	G15	G15	LD	(aa),HL	22aa
AND A...	—	TABLE A	A	LD	(aa),IX	DD22aa
AND HL,BC	—	TABLE A	V	LD	(aa),IY	DD22aa
CALL aa	CDaa	Z17	Z17	LD	(aa),SP	ED73aa
CALL C,aa	DCaa	Z(5)	Z(5)	LD	A,(BC)	0A
CALL M,aa	FCaa	Z(5)	Z(5)	LD	A,(DE)	1A
CALL NC,aa	DCaa	Z(5)	Z(5)	LD	A,(AA)	3Aaa
CALL NZ,aa	C4aa	Z(5)	Z(5)	LD	A,I	ED57
CALL PA,aa	F4aa	Z(5)	Z(5)	LD	A,R	ED5F
CALL PE,aa	E4aa	Z(5)	Z(5)	LD	A,—	TABLE Z
CALL PO,aa	E4aa	Z(5)	Z(5)	LD	A,—	TABLE Z
CALL Z,aa	CCaa	Z(5)	Z(5)	LD	BC,(aa)	ED4Baa
CFG	3F	G4	G4	LD	BC,aa	Z
CP	—	TABLE B	B	LD	C,—	Z
CPD	EDA9	T16	T16	LD	C,—	Z
CPDR	EDB9	T(1)	T(1)	LD	DE,(aa)	ED5Baa
CPI	T16	T16	T16	LD	DE,aa	11aa
CPJR	EDB1	T(1)	T(1)	LD	E,—	TABLE Z
CPJ	EDB1	T(1)	T(1)	LD	H,—	TABLE Z
DAA	27	N4	N4	LD	HL,(aa)	2Aaa
DEC (HL)	35	F11	F11	LD	HL,aa	21aa
DEC (IX+d)	DD35d	F23	F23	LD	I,A	ED47
DEC (IY+d)	FD35d	F23	F23	LD	IX,(aa)	DD2Aaa
DEC A	3D	F4	F4	LD	IX,aa	DD21aa
DEC B	05	F4	F4	LD	IY,(aa)	FD2Aaa
DEC BC	0B	Z6	Z6	LD	IY,aa	FD21aa
DEC C	0D	F4	F4	LD	L,—	TABLE Z
DEC D	1B	F4	F4	LD	R,A	ED4F
DEC DE	1E	F4	F4	LD	SP,(aa)	ED7Baa
DEC E	1D	F4	F4	LD	SP,HL	F9
DEC H	25	F4	F4	LD	SP,IX	DDF9
DEC HL	2B	Z10	Z10	LD	SP,IY	DDF9
DEC IX	DD2B	Z10	Z10	LD	SP,aa	31aa
DEC IY	FD2B	Z10	Z10	LDD	EDA8	R16
DEC L	2D	F4	F4	LDDR	EDB8	S(1)
DEC SP	3B	Z6	Z6	LDI	EDA0	R16
DI	F3	Z4	Z4	LDIR	EDB0	S(1)
DJNZ d	10d	Z(2)	Z(2)	NEG	ED44	B8
EI	Z4	Z4	Z4	NOP	00	Z4
EX (SP),HL	E3	Z19	Z19	OR	—	TABLE B
EX (SP),IX	DD3E	Z23	Z23	OTDR	EDBB	Q(1)
EX (SP),IY	FD3E	Z23	Z23	OTDR	EDB3	Q(1)
EX AF,AF	0B	Z4	Z4	OUT	(C),B	ED79
EX DE,HL	EB	Z4	Z4	OUT	(C),A	ED41
EXX	D9	Z4	Z4	OUT	(C),C	ED49
HALT	76	Z4	Z4	OUT	(C),D	ED51
IM 0	ED46	Z8	Z8	OUT	(C),E	ED59
IM 1	ED56	Z8	Z8	OUT	(C),H	ED61
IM 2	ED5E	Z8	Z8	OUT	(C),L	ED69
IN A,(C)	ED78	W12	W12	OUT	(n),A	D3n
IN A,(n)	DBn	Z11	Z11	OUTD	EDAB	P16
IN B,(C)	ED40	W12	W12	OUT1	EDA3	P16
IN C,(C)	ED48	W12	W12	POP	AF	F1
IN D,(C)	ED50	W12	W12	POP	BC	C1
IN E,(C)	ED58	W12	W12	POP	DE	D1
IN H,(C)	ED60	W12	W12	POP	HL	E1
IN L,(C)	ED68	W12	W12	POP	IX	DD11
IN HL,(HL)	34	E23	E23	POP	IY	FDE1
INC (IX+d)	DD34d	E11	E11	PUSH	AF	F5
INC (IY+d)	FD34d	E23	E23	PUSH	BC	C5
INC A	3C	E4	E4	PUSH	DE	D5
INC B	04	E4	E4	PUSH	HL	E5
INC BC	03	Z6	Z6	PUSH	IX	DDE5
INC C	0C	E4	E4	PUSH	IY	FDE5
INC D	14	E4	E4	—	TABLE Z	Z
INC DE	13	Z6	Z6	RET	C9	Z10
INC E	1C	E4	E4	RET	D8	Z(4)
INC HL	24	E4	E4	RET	F8	Z(4)
INC HL	23	Z6	Z6	RET	00	Z(4)
INC IX	DD23	Z10	Z10	RET	NC	Z(4)
INC IY	FD23	Z10	Z10	RET	NZ	Z(4)
INC L	2C	E4	E4	RET	PE	F0
INC SP	33	Z6	Z6	RET	PO	E8
IND	EDAA	P16	P16	RET	C8	Z(4)
INDR	EDBA	Q(1)	Q(1)	RETI	Z	E8
INI	EDA2	P16	P16	RETN	ED4D	Z14
INIR	EDB2	Q(1)	Q(1)	RL	ED45	Z14
					ED45	K

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
BIT 0	CB.47	CB.40	CB.41	CB.42	CB.43	CB.44	CB.45	CB.46	DD.CB.d.46	FD.CB.d.46
BIT 1	CB.4F	CB.48	CB.49	CB.4A	CB.4B	CB.4C	CB.4D	CB.4E	DD.CB.d.4E	FD.CB.d.4E
BIT 2	CB.57	CB.50	CB.51	CB.52	CB.53	CB.54	CB.55	CB.56	DD.CB.d.56	FD.CB.d.56
BIT 3	CB.5F	CB.58	CB.59	CB.5A	CB.5B	CB.5C	CB.5D	CB.5E	DD.CB.d.5E	FD.CB.d.5E
BIT 4	CB.67	CB.60	CB.61	CB.62	CB.63	CB.64	CB.65	CB.66	DD.CB.d.66	FD.CB.d.66
BIT 5	CB.6F	CB.68	CB.69	CB.6A	CB.6B	CB.6C	CB.6D	CB.6E	DD.CB.d.6E	FD.CB.d.6E
BIT 6	CB.77	CB.70	CB.71	CB.72	CB.73	CB.74	CB.75	CB.76	DD.CB.d.76	FD.CB.d.76
BIT 7	CB.7F	CB.78	CB.79	CB.7A	CB.7B	CB.7C	CB.7D	CB.7E	DD.CB.d.7E	FD.CB.d.7E
STATES:	8			12			20			

	A	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RES 0	CB.87	CB.80	CB.81	CB.82	CB.83	CB.84	CB.85	CB.86	DD.CB.d.86	FD.CB.d.86
RES 1	CB.8F	CB.88	CB.89	CB.8A	CB.8B	CB.8C	CB.8D	CB.8E	DD.CB.d.8E	FD.CB.d.8E
RES 2	CB.97	CB.90	CB.91	CB.92	CB.93	CB.94	CB.95	CB.96	DD.CB.d.96	FD.CB.d.96
RES 3	CB.9F	CB.98	CB.99	CB.9A	CB.9B	CB.9C	CB.9D	CB.9E	DD.CB.d.9E	FD.CB.d.9E
RES 4	CB.A7	CB.A0	CB.A1	CB.A2	CB.A3	CB.A4	CB.A5	CB.A6	DD.CB.d.A6	FD.CB.d.A6
RES 5	CB.AF	CB.A8	CB.A9	CB.AA	CB.AB	CB.AC	CB.AD	CB.AE	DD.CB.d.AE	FD.CB.d.AE
RES 6	CB.B7	CB.B0	CB.B1	CB.B2	CB.B3	CB.B4	CB.B5	CB.B6	DD.CB.d.B6	FD.CB.d.B6
RES 7	CB.BF	CB.B8	CB.B9	CB.BA	CB.BB	CB.BC	CB.BD	CB.BE	DD.CB.d.BE	FD.CB.d.BE
SET 0	CB.C7	CB.C0	CB.C1	CB.C2	CB.C3	CB.C4	CB.C5	CB.C6	DD.CB.d.C6	FD.CB.d.C6
SET 1	CB.CF	CB.C8	CB.C9	CB.CA	CB.CB	CB.CC	CB.CD	CB.CE	DD.CB.d.CE	FD.CB.d.CE
SET 2	CB.D7	CB.D0	CB.D1	CB.D2	CB.D3	CB.D4	CB.D5	CB.D6	DD.CB.d.D6	FD.CB.d.D6
SET 3	CB.DF	CB.D8	CB.D9	CB.DA	CB.DB	CB.DC	CB.DD	CB.DE	DD.CB.d.DE	FD.CB.d.DE
SET 4	CB.E7	CB.E0	CB.E1	CB.E2	CB.E3	CB.E4	CB.E5	CB.E6	DD.CB.d.E6	FD.CB.d.E6
SET 5	CB.EF	CB.E8	CB.E9	CB.EA	CB.EB	CB.EC	CB.ED	CB.EE	DD.CB.d.EE	FD.CB.d.EE
SET 6	CB.F7	CB.F0	CB.F1	CB.F2	CB.F3	CB.F4	CB.F5	CB.F6	DD.CB.d.F6	FD.CB.d.F6
SET 7	CB.FF	CB.F8	CB.F9	CB.FA	CB.FB	CB.FC	CB.FD	CB.FE	DD.CB.d.FE	FD.CB.d.FE
STATES:	8			15			23			

	A(8)	B	C	D	E	H	L	(HL)	(IX+d)	(IY+d)
RLC	CB.07	CB.00	CB.01	CB.02	CB.03	CB.04	CB.05	CB.06	DD.CB.d.06	FD.CB.d.06
RRC	CB.0F	CB.08	CB.09	CB.0A	CB.0B	CB.0C	CB.0D	CB.0E	DD.CB.d.0E	FD.CB.d.0E
RL	CB.17	CB.10	CB.11	CB.12	CB.13	CB.14	CB.15	CB.16	DD.CB.d.16	FD.CB.d.16
RR	CB.1F	CB.18	CB.19	CB.1A	CB.1B	CB.1C	CB.1D	CB.1E	DD.CB.d.1E	FD.CB.d.1E
SLA	CB.27	CB.20	CB.21	CB.22	CB.23	CB.24	CB.25	CB.26	DD.CB.d.26	FD.CB.d.26
SRA	CB.2F	CB.28	CB.29	CB.2A	CB.2B	CB.2C	CB.2D	CB.2E	DD.CB.d.2E	FD.CB.d.2E
SRL	CB.3F	CB.38	CB.39	CB.3A	CB.3B	CB.3C	CB.3D	CB.3E	DD.CB.d.3E	FD.CB.d.3E
STATES:	8			15			23			

### Flag Codes

Flag	Code
C	0
Z	1
V	2
S	3
P	4
N	5
H	6
O	7
A	8
B	9
C	10
D	11
E	12
H	13
L	14
(HL)	15
(IX+d)	16
(IY+d)	17
A	18
B	19
C	20
D	21
E	22
H	23
L	24
(HL)	25
(IX+d)	26
(IY+d)	27
A	28
B	29
C	30
D	31
E	32
H	33
L	34
(HL)	35
(IX+d)	36
(IY+d)	37
A	38
B	39
C	40
D	41
E	42
H	43
L	44
(HL)	45
(IX+d)	46
(IY+d)	47
A	48
B	49
C	50
D	51
E	52
H	53
L	54
(HL)	55
(IX+d)	56
(IY+d)	57
A	58
B	59
C	60
D	61
E	62
H	63
L	64
(HL)	65
(IX+d)	66
(IY+d)	67
A	68
B	69
C	70
D	71
E	72
H	73
L	74
(HL)	75
(IX+d)	76
(IY+d)	77
A	78
B	79
C	80
D	81
E	82
H	83
L	84
(HL)	85
(IX+d)	86
(IY+d)	87
A	88
B	89
C	90
D	91
E	92
H	93
L	94
(HL)	95
(IX+d)	96
(IY+d)	97
A	98
B	99
C	100
D	101
E	102
H	103
L	104
(HL)	105
(IX+d)	106
(IY+d)	107
A	108
B	109
C	110
D	111
E	112
H	113
L	114
(HL)	115
(IX+d)	116
(IY+d)	117
A	118
B	119
C	120
D	121
E	122
H	123
L	124
(HL)	125
(IX+d)	126
(IY+d)	127
A	128
B	129
C	130
D	131
E	132
H	133
L	134
(HL)	135
(IX+d)	136
(IY+d)	137
A	138
B	139
C	140
D	141
E	142
H	143
L	144
(HL)	145
(IX+d)	146
(IY+d)	147
A	148
B	149
C	150
D	151
E	152
H	153
L	154
(HL)	155
(IX+d)	156
(IY+d)	157
A	158
B	159
C	





LSD →

Single-Byte-Opcode to Instruction Conversion

Table mapping single-byte opcodes (0-FF) to instructions. Columns 0-9 and A-F represent bit positions. Rows 0-9 represent instruction categories like NOP, JR, LD, ADD, etc.

Multi-Byte-Opcode to Instruction Conversion

Table mapping multi-byte opcodes (CB00-FF) to instructions. Columns CB00-FF represent opcodes. Rows 0-9 represent instruction categories like RLC, OUT, SBC, etc.

Hex and Decimal Conversion

Hex and decimal conversion table. Columns 0-9 and A-F represent hex digits. Rows 0-9 represent decimal digits. Includes LSD → indicator.

100% PLASTIC

MICRO CHARTS: Z80, 6502-65XX, 8080-8085, 8086-8088, 8048 Family, 54/7400 TTL pinouts, BASIC Algorithms, Wordstar, Electronic Components, Sampling Statistics, C Language.

memories (© 1977) listed with the required written consent of Zilog, Inc. A part of this publication shall be reproduced in any form without written permission of Micro Logic. "Z80" and "Zilog" are trademarks of Zilog, Inc. with whom Micro Logic is not associated.

Powers of Two

Table of powers of two from 2^1 to 2^24.

Unsigned Comparisons

Table of unsigned comparison instructions: A < B, A <= B, A = B, A > B, A >= B.

YES represents label for code to be executed if condition is true. Internally, A-B is computed to determine flags as for 'SUB B'.

ASCII Character Set

Table of ASCII character set mapping MSD and LSD bits to characters.

Status Flags

Table of status flags: S (Sign), Z (Zero), H (Half carry), P/V (Parity/overflow), N (Negative), C (Carry).

General Instruction Description (except shifts)

Table describing general instruction operations: ADC, ADD, BIT, CALL, etc.

Interrupts and Reset

Text describing interrupt and reset mechanisms, including NMI and INT.

Cartagena99 logo and text: CLASES PARTICULARES, TUTORÍAS TÉCNICAS ONLINE LLAMA O ENVÍA WHATSAPP: 689 45 44 70 ONLINE PRIVATE LESSONS FOR SCIENCE STUDENTS CALL OR WHATSAPP:689 45 44 70